Abstract-In this paper, we propose an implementation of a synthesizable VHDL program of generalized predictive control (GPC) without constraints on a map XC3S700A Xilinx Starter Kit using the Xilinx ISE 10.1 software. The control strategy was applied to a second order state system. The VHDL language was used as a programming tool. Real variables were described with the fixed-point representation to overcome the overflow problems during the computations in the VHDL program. The use of FPGA circuits presents a good choice regarding to the problem of computation time encountered in predictive algorithms. A GPC Matlab program was also implemented in order to make a performance comparison. The simulation results show a good set-point tracking.
I. INTRODUCTION
The increasing complexity of control applications such as predictive algorithms, especially in real-time applications, requires the use of devices respecting real time constraints and minimizing the resources used by the role of optimization. This introduces the use of fast, flexible and optimized integrated circuits such as microcontrollers and FPGAs (Field Programmable Gate Array) circuits. FPGAs are considered more efficient, in the presence of constraints, than the microcontrollers. They are designed to overcome the problems encountered when using microcontrollers. It is due to their density in number of logic gates, their significantly high speed and the possibility of reconfiguration as desired by the user [6, 10, 12, 15] .
The predictive control was applied at first to slow systems because of computing time, which requires increasing the sampling period. But with the development of technology, the computing time has become shorter [1] .
At first, most implementations of the predictive algorithm, usually written in C, are done on microcontrollers. With technological advances, designers used other languages such as VHDL (Very High Speed Integrated Circuit Hardware Description Language), seen the simplicity and Flexibility of this language in the hardware description of the circuits, and more efficient circuits like FPGA.
Several worldwide studies [7, 3] led to implement the predictive control on FPGA circuits using different methods (writing in Handel C program and using the RS232 port for its implementation on the material target (RC10 card) [3] or using the Matlab HDL-Coder tool to generate synthesizable VHDL code which can be implemented on FPGA). Therefore, most of these methods agree with the use of VHDL code for describing the design to implement. It allows a minimization of logic gates number than the other methods (HDL coder, Handel C…). So, it increases the performance's design and decreases the consumption of logic gates.
In this paper, we present an implementation of a generalized predictive control (GPC) without constraints applied to a second order state system using a synthesizable VHDL fixed point program of the predictive algorithm. The results are compared to these obtained in Matlab.
The choice of fixed-point representation was owing to the ability of this type to present and interpret the not synthesizable real type better than the "std_logic_vector" type. The implementation was realized on a map XC3S700A based on FPGA using Xilinx ISE 10.1software.
The paper is structured as follows: in Section II, we present a theoretical review of the GPC. Section III explains the FPGA choice and the Xilinx map. Section IV illustrates the implementation adopted method. For Sections V and VI, we present the controlled state system VHDL design, its simulations and results. The last section is devoted to conclude this paper.
II. THEORETICAL REVIEW OF THE GPC
In this section, we adopt the output deviation method [13] to represent the discrete state system, which is depending on the increments control [4] . ( 1) .
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A is the state matrix and B is the input vector [14] . 
C is the output vector, it is n elements.
∆ is the integral action which it cancels the static error.
The state increments vector at time k. ∆y(k): The output increments vector at time k. ∆u(k): The control increments vector at time k. The predicted output along the prediction horizon H p is written in the following matrix form [4] .
The predicted outputs sequence along the prediction horizon H p .
[ ( ), ( 1),...,
The control increments sequence along the control horizon H c .
Only the first computed control ∆u(k) will be assigned to the system to control.
The matrix G has dimension (H p , H c ), it is given by (6). 
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The vector F of H p elements is written as follows:
The optimal control sequence is computed using the following quadratic criterion [13] which is given by (8).
With y c is the set point. y is the predicted output. ∆u is the control increment. H p is the prediction horizon. H c is the control horizon. λ is the weighting factor.
It can also be written in matrix form as follows [13] 1
Minimizing the equation (9), we obtain the optimal control sequence.
III. CHOICE OF FPGAS AND THE XILINX MAP XC3S700A
This section is devoted to present an overview of the hardware and software development tools.
A. FPGAs
FPGAs (Field Programmable Gate Array) logic circuits are programmed by user, most of them are designed in CMOS technology and they are part of the ASIC family (Application Specific Integreted Circuit).
They are suitable platforms for design implementation of a real system requiring a large volume of logic gates and speed in computation time [6, 10, 12, 15] .
They are composed by configurable logic blocks (CLB), flip-flops and programmable interconnections between these blocks.
A simplified diagram of a FPGA is shown in Fig. 1 . 
B. Choice of FPGA technology
Since the predictive algorithm is characterized by its complex and iterative aspect requiring the use of fast circuits in computing time and dense numbers of logic gates, we have chosen FPGA technology. These technologies are designed to minimize the propagation delay between the implemented logic, and to be configured as desired.
C. Map XC3S700A Starter Kit
This card belongs to the Spartan 3A family with a clock frequency of 50 MHz and a supply voltage of 5V. It is illustrated in Fig. 2 . The Xilinx ISE 10.1 software was used in the designs implementation on FPGA; it executes all the necessary steps hierarchy as shown in Fig. 3 . 
IV. DEVELOPMENT APPROACH
In this section, we present the procedure to follow to implement the predictive algorithm on FPGA.
The predictive algorithm, which is implemented on FPGA, is written in VHDL with the fixed point type. This has the advantage to effectively represent the real type not synthesizable in VHDL better than the "std_logic_vector" type. A comparison results with Matlab is performed.
A. The fixed-point type
In many cases, tolerance system characteristics and performance of the material target platform don't justify and don't satisfy the computation of certain arithmetic operations. Moreover, they don't limit the overshoot in the results that may be incorrect when their size is chosen badly.
For this, we use the fixed-point representation. We should fix the first position of the decimal point by computing the number of bits (m) corresponding to the integer part. The fractional part (n) is the remaining bits. A number written in fixed point is mentioned in Fig. 4 . The overflow issue exists when using the "std_logic_vector" type and it can be solved by the use of fixed-point type.
The size of each fixed point signal is chosen according to the existing variables in its expression. For example, a fixed point (m=12, n=12) signal can represent a 12 bit vector (this is applied to the matrix A). The m and n length can increase according to the size and the real value of signal to represent.
The functions used to write VHDL fixed-point program are summarized in the following table. In this section, we present the VHDL predictive algorithm design, as well as the simulations and the corresponding RTL patterns.
A. System to control
The system to be controlled is a discrete second order state system [ 
With H p = 5, H c = 1 and λ= 1.
B. VHDL Programming
The VHDL predictive algorithm design applied to the state system (11) is developed by the Xilinx ISE10.1 software. 
The design includes:
 The "Set_point": a vector of five 12 bits vectors.
 The "predictive_command_2 nd _order": the VHDL predictive algorithm block written in fixed point.
The two blocks are synchronized by the same clock "clk". The block diagram of the VHDL predictive algorithm block "predictive_command_2nd_order" is illustrated in Fig. 6 . The VHDL predictive control program has four inputs and two outputs:
 Inputs: Clock (frequency 50 MHz), clock enable, reset and the set_point that is a vector of H p elements where each is of "std_logic_vector (11 downto 0)" type: It is a periodic signal written in VHDL as a state machine.
 Outputs: The control and the output are two "std_logic_vector (11 downto 0)" vectors.
The choice of 12 bits is due to the use of the DAC for displaying the output on the oscilloscope.
The
predictive controller program computes the matrices, the system status, the control, the control increment ∆u and the output. 
For the matrix computation:
 It needs to specify new types of vectors for the matrices G (H p , H c ), H (H p , 2), L (H c , H c ), M (H c , H c ) and S (H p , 1) ports: These are vectors where each element is a binary vector (std_logic_vector) whose size depends on the signal in question.
 The product G T * G is limited to a single term result of the multiplication of G T * G inside a "for loop" executed H p time.
C. Signals Types
In the VHDL program, it was used different specific signals types: For the calculation inside architectures, we use the fixed point "Sfixed/ufixed" type or "unsigned/signed" types and we kept all the main program and its sub programs (calculating matrices, state, output, control…) PORTS as "std_logic_vector" or vector of vectors like the set point signal that is composed of five 12 bits vectors. In fact a conversion of the fixed point signals to the "std_logic_vector" type, according to the size of each signal in question, is necessary at the end of each sub program.
VI. SIMULATION PROCEDURE
In this section, we present the simulations of the programs carried out on Matlab and Xilinx ISE 10.1 with Xilinx ISE simulator as well as the interpretation results.
A. Matlab program
The Matlab program is an m-file. It follows the algorithm mentioned in the flowchart (Fig. 7) . For the simulation, the set point is varied from 1.5 to 2.5 after 50 iterations. The set point should be multiplied by 1000 to be equal to the one of the VHDL program. It is used in the comparison with the VHDL results.
B. Simulation results
The VHDL program simulation using the ISE simulator is shown in Fig. 8 . The set point varies between 1500 and 2500. The clock frequency is fixed at 50 MHz (20ns) which is equal to the clock frequency of the XC3S700A Starter Kit.
The output reaches the set point value after 46 iterations and predicts the set change of four iterations in the future.
When the set point becomes{1500,1500,1500,1500,2500}, the output begins to increase to the next set point value "2500" four iterations in the future (soon as the first element of the set signal changes), before that the set point becomes {2500,2500,2500,2500,2500}.
The size of the set point, the output and the control vectors is 12 bits (std_logic_vector(11 downto 0)); it is due to the use of the DAC.
The resulting curves of the Matlab and Xilinx ISE simulations are illustrated in Fig. 9 . 
C. Interpretation results
The simulation curves, obtained in both environments Matlab and ISE, show that the output signal predicts the change of the reference signal of H p -1 iterations in the future thanks to the control signal that detects the changes in the set point before it goes to H p iterations.
The difference, between curves, is due to the different interpretation of the fixed-point type used in the VHDL program and the floating point used in Matlab program.
In addition, the limited size of the VHDL signals has an effect in the calculation and therefore in the shape of the curves obtained.
The reference type adopted allows to be predicted in the future by the output. Indeed, at each sampling period, the output detects the change in the set point once the first of five elements changes, while the other four have not changed. This method is used in VHDL, because there is no concept of future. It is a hardware language.
In case we fix the reference vector size in the VHDL program, the simulation will be, then, limited. Similarly, the implementation result will not be well visualized because the execution is very fast (ns). Except if the clock frequency of the FPGA board will be decreased.
D. RTL patterns of the predictive algorithm VHDL design
During the design synthesis, the XST (Xilinx Synthesis Technology) generates RTL patterns presented in Fig. 10 and the corresponding statistical report of the compensated hardware resources.
For each VHDL block like for example the output block, the XST generates its corresponding RTL scheme. It is noticed that the program didn't use more logic gates to achieve a good performance in computation time.
To complete the implementation process, Xilinx ISE executes the translation, the map and routing processes and configures the FPGA target by downloading the bit stream, by making on the card and by connecting the JTAG cable to the computer.
VII. CONCLUSION
An implementation of predictive control without constraints on a map XC3S700A, FPGA-based, is performed by writing a synthesizable VHDL fixed-point program. We compare VHDL signals to these obtained in Matlab. The use of fixed-point type provides good results because it solves the overflow problems during the computations. This kind of FPGA devices is very convenient to implement predictive controls because of their important ability to compute complex algorithms in very short time. Besides, it is easy to program, configure and manipulate them through powerful and optimized software as Xilinx ISE.
In future works, we will try to make a comparison between the VHDL program, already made, and the Matlab HDL Coder, to control a real system and after that to implement a predictive control with constraints.
